



GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent
(BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR,
NE, SN, TD, TG).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Published:

— *without international search report and to be republished
upon receipt of that report*

"A digital to analogue converting circuit"

Field of the Invention

The present invention relates to a digital to analogue converting circuit, and in particular to a multi-channel digital to analogue converting circuit for converting
5 digital codes to analogue signals, and also to a single channel digital to analogue converting circuit.

Background to the Invention

10 In multi-channel digital to analogue circuits for converting digital codes to analogue signals, in general, each channel of the circuit is provided with a digital to analogue converter (DAC). Such DACs typically comprise a plurality of impedance elements, which may be, for example, resistors or capacitors. In resistor DACs the transistors may, for example, be arranged in an R-2R ladder, a string or other suitable
15 formation. In capacitor DACs the capacitor may, for example, be arranged in a binary weighted array or any other suitable arrangement. In order to ensure accuracy of each DAC, it is essential that the impedance elements within each DAC are accurately matched to each other, otherwise, the integral linearity of the DAC will be poor. Matching of such impedance elements in a DAC when implemented in
20 integrated circuit chips is relatively difficult, and is also relatively expensive. In general, in order to adequately match the impedance elements a relatively large chip area is required for forming each DAC, which leads to significant expense and inefficiency. An alternative approach in the provision of relatively high accuracy DACs is to form the impedance elements of the respective DACs to be suitable for

laser or fuse trimming. However, this also adds to the expense of producing such DACs. A further alternative approach is to provide on-chip calibration circuitry for storing algorithms to correct for mismatched impedance elements in the respective DACs. However, the provision of such on-chip calibration circuitry requires
5 additional chip area, and thus adds to the expense of producing such DACs.

It is, however, known to provide a multi-channel digital to analogue circuit in which a single DAC is provided for converting a digital input code to an analogue signal, which is in turn sampled onto one or more of the channels of the multi-channel
10 circuit. Each channel comprises a sample and hold circuit which samples and holds the analogue signal on an analogue output of the sample and hold circuit. While such multi-channel digital to analogue circuits avoid the need to provide a DAC for each channel, they suffer from a serious disadvantage in that typically the sample and hold circuits are capacitive circuits, and thus the analogue signal which is being
15 held on the analogue output of each channel decays relatively rapidly. This requires periodic sampling of the output of the DAC in order to return the decaying analogue signal to its correct value. Relatively complex additional circuitry is required to carry out the periodic sampling of the DAC output. A further disadvantage of such a multi-channel circuit is that the analogue signal must be held on the DAC output to permit
20 periodic sampling, thereby limiting the data throughput of such multi-channel circuits.

There is therefore a need for a multi-channel DAC which permits outputting of relatively accurate outputs on the respective channels, while at the same time minimising the number of accurate DACs required.

Summary of the Invention

According to the invention there is provided a multi-channel digital to analogue circuit for converting digital codes to analogue signals, the circuit comprising:

5 a primary digital to analogue converter (DAC) for receiving digital input codes and outputting corresponding analogue signals,

 a plurality of infinite sample and hold circuits for sampling the analogue signals outputted by the primary DAC and for holding an analogue signal similar to that sampled from the primary DAC, the infinite sample and hold circuits defining
10 respective analogue outputs of the multi-channel circuit, and

 a primary switching mechanism for selectively sampling analogue signals outputted by the primary DAC onto the infinite sample and hold circuits.

In one embodiment of the invention the primary switching mechanism sequentially
15 samples the analogue signals outputted by the primary DAC onto respective selected ones of the infinite sample and hold circuits. Alternatively, the primary switching mechanism simultaneously samples the analogue signal outputted by the primary DAC onto respective selected ones of the infinite sample and hold circuits.

20 In another embodiment of the invention the primary switching mechanism comprises a plurality of primary switches, one primary switch being provided for each infinite sample and hold circuit for selectively sampling the analogue signal outputted by the primary DAC onto the corresponding infinite sample and hold circuit.

In one embodiment of the invention each infinite sample and hold circuit comprises a secondary DAC having an analogue output from which the analogue signal held on the analogue output of the infinite sample and hold circuit is derived, and an analogue to digital converting circuit for deriving from each analogue signal sampled by the infinite sample and hold circuit a digital code which corresponds to an analogue signal from the secondary DAC which is similar to the sampled analogue signal, and for applying the derived digital code to the secondary DAC.

Preferably, the digital code derived by the analogue to digital converting circuit of each infinite sample and hold circuit is stored in the analogue to digital converting circuit until the next analogue signal is sampled by the infinite sample and hold circuit.

Preferably, each infinite sample and hold circuit is configurable to operate in an acquisition mode during which the digital code for the secondary DAC is derived, and in a hold mode during which the analogue signal outputted by the secondary DAC is held on the analogue output of the infinite sample and hold circuit.

In another embodiment of the invention the analogue to digital converting circuit of each infinite sample and hold circuit comprises a successive approximation register for deriving the digital code for the secondary DAC when the infinite sample and hold

circuit is configured in the acquisition mode, and for latching the derived digital code onto the digital input of the secondary DAC when the infinite sample and hold circuit is configured in the hold mode.

- 5 In another embodiment of the invention a secondary switching mechanism is provided in each infinite sample and hold circuit for configuring the infinite sample and hold circuit to operate in the respective acquisition and hold modes, the secondary switching mechanism being responsive to the successive approximation register having derived the digital code for the secondary DAC for switching the
- 10 infinite sample and hold circuit from the acquisition mode to the hold mode, and being responsive to the primary switching mechanism sampling the next analogue signal from the primary DAC to the infinite sample and hold circuit for switching the infinite sample and hold circuit from the hold mode to the acquisition mode.
- 15 In one embodiment of the invention each infinite sample and hold circuit comprises an amplifier which is configurable as a buffer when the infinite sample and hold circuit is configured in the hold mode for applying the output from the secondary DAC to the analogue output of the infinite sample and hold circuit, and the amplifier is configurable as a comparator when the infinite sample and hold circuit is
- 20 configured in the acquisition mode for sequentially comparing the outputs of the secondary DAC with the sampled analogue signal from the primary DAC and for outputting corresponding signals to the successive approximation register for driving the successive approximation register to derive digital code for the secondary DAC.

In another embodiment of the invention a primary input is provided to the primary DAC for inputting a primary digital input code to the primary DAC, and at least one of the infinite sample and hold circuits is provided with a secondary input for inputting a secondary digital input code to the secondary DAC of the infinite sample and hold circuit for facilitating altering of the analogue signal on the analogue output of the infinite sample and hold circuit when the infinite sample and hold circuit is configured in the hold mode.

Preferably, each infinite sample and hold circuit is provided with a secondary input to the corresponding secondary DAC.

Advantageously, each secondary DAC is of higher resolution than the primary DAC.

In one embodiment of the invention the differential linearity of each secondary DAC is better than the differential linearity of the primary DAC.

In another embodiment of the invention the integral linearity of the primary DAC is better than the integral linearity of each secondary DAC.

Additionally, the invention provides a digital to analogue converting circuit comprising:

a primary DAC having a primary input thereto for receiving a primary digital input code to the primary DAC,

an infinite sample and hold circuit for sampling the analogue signals

outputted by the primary DAC and for holding an analogue signal similar to that sampled from the primary DAC on an analogue output of the infinite sample and hold circuit, the infinite sample and hold circuit comprising

a secondary DAC having an analogue output from which the analogue signal
5 held on the analogue output of the infinite sample and hold circuit is derived,

an analogue to digital converting circuit for deriving from each analogue
signal sampled by the infinite sample and hold circuit a digital code which
corresponds to an analogue signal from the secondary DAC which is similar to the
sampled analogue signal, and for applying the derived digital code to the secondary
10 DAC,

the infinite sample and hold circuit being configurable in an acquisition mode
for deriving the digital code for the secondary DAC, and in a hold mode in which the
analogue signal outputted by the secondary DAC is held on the analogue output of
the infinite sample and hold circuit, and

15 a secondary input being provided to the secondary DAC for inputting a
secondary digital input code to the secondary DAC for altering the analogue signal
on the analogue output of the infinite sample and hold circuit when the infinite
sample and hold circuit is operating in the hold mode.

20 In one embodiment of the invention the secondary DAC is of higher resolution than
the primary DAC for increasing the overall resolution of the digital to analogue circuit.

In another embodiment of the invention the differential linearity of the secondary
DAC is better than the differential linearity of the primary DAC.

In a further embodiment of the invention the integral linearity of the primary DAC is better than the integral linearity of the secondary DAC.

5 **Advantages of the Invention**

The advantages of the invention are many. The multi-channel digital to analogue converting circuit according to the invention can be provided at relatively low cost with minimum area of an integrated circuit chip being required. By virtue of the fact that each infinite sample and hold circuit can independently and in theory, in time,
10 infinitely hold an analogue signal on the corresponding analogue output terminal of the selected channel of the multi-channel circuit which is similar to the analogue output of the primary DAC, once the primary DAC is an accurate DAC having a relatively high integral linearity performance, the integral linearity performance of the secondary DACs is relatively unimportant. However, it is desirable that the
15 secondary DACs should have a relatively high resolution, in other words, a relatively high differential linearity performance, in order that the analogue signal held on the analogue output relatively closely approximates to the sampled analogue signal. Accordingly, since it is only necessary for the primary DAC to have a relatively high integral linearity performance, it is only necessary to have the impedance elements,
20 be they resistors, capacitors or otherwise, accurately matched in the primary DAC. Matching of the impedance elements in the secondary DACs is relatively unimportant. Accordingly, it is possible according to the invention to provide a multi-channel digital to analogue converting circuit wherein only one of the DACs, namely, the primary DAC need be an accurate DAC having a relatively high integral linearity

performance.

By providing a secondary digital input for inputting secondary digital input codes to the secondary DACs of the respective infinite sample and hold circuits of the
5 respective channels, it is possible by providing the secondary DACs with resolutions higher than the primary DAC to provide a multi-channel digital to analogue converting circuit with a resolution higher than the resolution of the primary DAC, the resolution of the multi-channel circuit being a function of the resolution of the respective secondary DACs.

10

When the circuit is provided as a single channel digital to analogue converting circuit it is possible to boost the resolution of the primary DAC by providing a secondary DAC with a higher resolution than the primary DAC, and the advantage of this is that once the primary DAC is of good integral linearity performance the integral linearity
15 performance of the secondary DAC is relatively unimportant, all that is required of the secondary DAC is that it is of high resolution and of good differential linearity performance.

The invention will be more clearly understood from the following description of an
20 embodiment thereof, which is given by way of example only, with reference to the accompanying drawings.

Brief Description of the Drawings

Fig. 1 is a circuit diagram of a multi-channel digital to analogue converting

circuit according to the invention,

Fig. 2 is a circuit diagram of a portion of the multi-channel circuit of Fig. 1,

5 Fig. 3 is a circuit diagram of a multi-channel digital to analogue converting circuit according to another embodiment of the invention,

Fig. 4 is a circuit diagram of a portion of the multi-channel circuit of Fig. 3,
and

10

Fig. 5 is a circuit diagram of a single channel digital to analogue converting circuit according to a further embodiment of the invention.

Detailed Description of the Invention

15 Referring to the drawings, and initially to Figs. 1 and 2, there is illustrated a semiconductor multi-channel digital to analogue converting circuit indicated generally by the reference numeral 1 for converting digital input codes applied to an input port 2 of the circuit 1 to analogue signals which are outputted on analogue output terminals OUT1 to OUTN of corresponding channels CH1 to CHN. A data input pin
20 D_{in} for the digital input codes is provided in the input port 2 as is a clock pin SCLK for a synchronous clock signal for clocking the data on the data input pin D_{in} , and a synchronous frame signal pin SYNC is also provided in the input port 2. The multi-channel circuit 1 comprises a primary DAC 3 for receiving the digital input codes from the input port 2 through an interface control logic circuit 4 and for converting the

digital input codes to analogue signals. The primary DAC 3 is a relatively accurate DAC so that the analogue signals outputted by the primary DAC 3 relatively accurately correspond to the digital input codes. In particular, the impedance elements (not shown) of the primary DAC 3 are relatively closely matched, thus providing the primary DAC 3 with a relatively good integral linearity. The analogue signals from the primary DAC 3 are selectively and sequentially sampled from the primary DAC 3 onto the channels CH1 to CHN through a primary switching mechanism which comprises primary switches PS1 to PSN in the corresponding channels CH1 to CHN respectively. A primary control circuit 5 selectively and sequentially operates the switches PS1 to PSN in response to data signals received through the input port 2 for determining the channels CH1 to CHN onto which the respective analogue signals outputted by the primary DAC 3 are to be sampled.

The channels CH1 to CHN comprise respective infinite sample and hold circuits SH1 to SHN which sample the analogue signal which is applied from the primary DAC 3 through the corresponding primary switches PS1 to PSN. The infinite sample and hold circuits SH1 to SHN apply and hold respective analogue signals on the corresponding analogue output terminal OUT1 to OUTN which are similar to the respective sampled analogue signals from the primary DAC 3, as will be described below. The infinite sample and hold circuits SH1 to SHN are similar to each other, and for convenience only one of the sample and hold circuits, namely, the sample and hold circuit SH1, will be described.

Referring to Fig. 2, the infinite sample and hold circuit SH1 comprises a secondary

DAC 10, an amplifier 11 and a successive approximation register 12. A secondary switching mechanism which comprises first and second secondary switches SS1 and SS2, respectively, alternately configures the infinite sample and hold circuit SH1 to operate in an acquisition mode during which a digital code is derived which
5 corresponds to an analogue output signal from the secondary DAC 10 which is similar to the analogue signal sampled from the primary DAC 3 and in a hold mode during which the derived digital code is latched onto the input to the secondary DAC 10, which in turn applies and holds the analogue signal corresponding to the derived digital code on the output terminal OUT1. A secondary control circuit 15 controls the
10 operation of the first and second switches SS1 and SS2 as will be described below.

When the infinite sample and hold circuit SH1 is operating in the acquisition mode the first secondary switch SS1 is open and the second secondary switch SS2 is closed. With the first secondary switch SS1 closed the amplifier 11 is configured as
15 a comparator, and when the primary switch PS1 is closed, the analogue signal outputted by the primary DAC 3 is applied to the inverting input of the comparator 11. The output of the secondary DAC 10 is applied to the non-inverting input of the comparator 11. The output from the comparator 11 is applied through the second secondary switch SS2 to the successive approximation register 12, which drives the
20 successive approximation register 12 to output digital codes to the secondary DAC 10 until the value of the analogue output signal from the secondary DAC 10 closely approximates to the value of the analogue signal sampled from the primary DAC 3. Accordingly, the comparator 11 and the successive approximation register 12 together act as an analogue to digital circuit for deriving the digital code

corresponding to an analogue signal outputted by the secondary DAC 10 which approximates to the analogue signal from the primary DAC 3 sampled by the infinite sample and hold circuit SH1. The secondary control circuit 12 switches the infinite sample and hold circuit SH1 to the hold mode when the analogue output signal from the secondary DAC 10 has been approximated to the analogue signal sampled from the primary DAC 3.

In the hold mode the first secondary switch SS1 is closed and the second secondary switch SS2 is opened. Opening the second secondary switch SS2 latches the digital code outputted by the successive approximation register 12, which is at the digital value corresponding to the analogue output of the secondary DAC 10 which is similar to the sampled analogue signal from the primary DAC 3. Closing the first secondary switch SS1 configures the amplifier 11 to act as a buffer, and the analogue output from the secondary DAC 10 is buffered through the buffer 11 to the output terminal OUT1.

Simultaneously as the secondary control circuit 15 switches the infinite sample and hold circuit SH1 from the acquisition mode to the hold mode, the primary control circuit 5 switches the primary switch PS1 into the open state. Thus, the infinite sample and hold circuit SH1 is unaffected by the analogue output of the primary DAC 3 until the next analogue output of the primary DAC 3 is to be sampled. For so long as the primary switch PS1 is open, the infinite sample and hold circuit SH1 is held in the hold mode by the secondary control circuit 15 and the latched digital code in the successive approximation register 12 is latched onto the secondary DAC 10

which in turn outputs the analogue signal corresponding to the analogue signal sampled from the primary DAC 3 to the output terminal OUT1. Closing the primary switch PS1 causes the next analogue output from the primary DAC 3 to be sampled onto the infinite sample and hold circuit SH1. As the primary switch PS1 is being
5 closed the secondary control circuit 15 under the control of the primary control circuit 5 switches the infinite sample and hold circuit SH1 from the hold to the acquisition mode for acquiring and subsequently holding an analogue signal on the output OUT1 similar to the sampled analogue signal from the primary DAC 3.

10 Appropriate circuitry including timing and feedback circuits are also provided but not illustrated for operating the primary switches PS1 to PSN and the secondary switches SS1 and SS2 of the respective sample and hold circuits SH1 to SHN in the appropriate sequences under the control of the primary control circuit 5 and the secondary control circuit 15. However, such timing and feedback circuits will be well
15 known to those skilled in the art, and it is not intended to describe them further in this specification. Additionally, a power input pin and a ground pin, neither of which are shown are provided for powering the circuit 1, as are other necessary inputs and outputs which will be well known to those skilled in the art.

20 In use, the primary DAC 3 outputs analogue signals corresponding to the digital input codes inputted through the input port 2, and under the control of the primary control circuit 5 the primary switches PS1 to PSN are selectively and sequentially operated for sampling the analogue signals outputted by the primary DAC 3 onto the selected ones of the infinite sample and hold circuits SH1 to SHN in the channels

CH1 to CHN. Simultaneously with the switches PS1 to PSN being selectively switched for sampling the analogue signals from the primary DAC 3 onto the selected ones of the infinite sample and hold circuits SH1 to SHN, the corresponding infinite sample and hold circuits SH1 to SHN are configured into the acquisition mode for driving the corresponding successive approximation registers 12 to output the digital code corresponding to the analogue output of the corresponding secondary DAC 10 which approximates to the sampled analogue output of the primary DAC 3. On the secondary DAC 10 of each sample and hold circuit SH1 to SH10 outputting the analogue signal approximating to the sampled analogue signal from the primary DAC 3, that infinite sample and hold circuit SH1 to SHN is configured by the secondary control circuit 15 into the hold mode to hold the analogue signal outputted by the secondary DAC 10 on the corresponding output OUT1 to OUTN and the corresponding primary switch PS1 to PSN is opened. When the next analogue output of the primary DAC is to be sampled onto one or more of the infinite sample and hold circuits SH1 to SHN the appropriate primary switch or switches PS1 to PSN is closed, and the corresponding infinite sample and hold circuit or circuits SH1 to SHN are configured into the acquisition mode for driving the successive approximation register 12 and the secondary DAC 10 to output an analogue signal approximating to the sampled analogue signal from the primary DAC 3.

Referring now to Figs. 3 and 4, a multi-channel digital to analogue converting circuit according to another embodiment of the invention indicated generally by the reference numeral 20 is illustrated. The circuit 20 is substantially similar to the multi-

channel digital to analogue converting circuit 1 described with reference to Figs. 1 and 2, and similar components are identified by the same reference numerals. The main difference between the circuit 20 and the circuit 1 is that the input port 2 accommodates primary digital input codes and a secondary digital input codes. The primary digital input codes are delivered through the input port 2 to the input of the primary DAC 3 in similar fashion as the digital input codes are delivered through the interface control logic circuit 4 to the primary DAC 3 of the multi-channel circuit 1. However, the secondary digital input codes are selectively gated through the interface control logic circuit 4 to selected ones of the infinite sample and hold circuits SH1 to SHN when the selected infinite sample and hold circuits are in the hold mode for facilitating incrementing or decrementing the analogue signal held on the corresponding outputs OUT1 to OUTN. The secondary digital input codes are applied to adders 23 in the corresponding infinite sample and hold circuits SH1 to SHN where the secondary digital input code is added to the derived code latched in the successive approximation register 12. A latch 24 latches the summed codes from the adder 23 to the input of the secondary DAC 10, which in turn correspondingly incrementally or decrementally alters the analogue signal outputted by the secondary DAC 10, and thus on the corresponding output OUT1 to OUTN.

20 In this embodiment of the invention the secondary DACs 10 are relatively high resolution DACs, and have a higher resolution and better differential linearity performance than the primary DAC 3. This thereby permits the overall resolution of the multi-channel digital to analogue circuit 20 to be increased. Once the resolution and the differential linearity of the secondary DACs 10 of the respective infinite

sample and hold circuits SH1 to SHN is higher than that of the primary DAC 3, the integral linearity of the respective secondary DACs 10 is less important than that of the primary DAC 3, since the secondary DACs 10 only increment or decrement the least significant bits (LSB) of the primary digital code applied to the primary DAC 3.

5 For example, by providing the primary DAC 3 with a twelve-bit good integral linearity performance, and each of the secondary DACs 10 with a fourteen-bit good differential linearity performance, a multi-channel accurate digital to analogue converting circuit with a fourteen-bit differential linearity performance is provided while the infinite sample and hold circuits SH1 to SHN are configured in the hold
10 mode during which the secondary digital input codes may be inputted to the infinite sample and hold circuits SH1 to SHN for incrementing or decrementing the value of the analogue signal on the corresponding outputs OUT1 to OUTN. Such a circuit is particularly useful in industrial closed-loop control applications where good differential linearity performance is important, and where it is important to be able to
15 adjust the analogue output signal in relatively small increments.

Operation of the multi-channel digital to analogue converting circuit 20 is substantially similar to that of the multi-channel digital to analogue converting circuit 1 described with reference to Figs. 1 and 2, with the exception that when the
20 respective infinite sample and hold circuits SH1 to SHN have been switched from the acquisition to the hold mode the secondary digital codes may then be selectively gated to the respective selected infinite sample and hold circuits SH1 to SHN for incrementing or decrementing the corresponding analogue signal held on the corresponding output OUT1 to OUTN in response to the secondary digital input

codes.

Referring now to Fig. 5, there is illustrated a single channel digital to analogue converting circuit according to a further embodiment of the invention indicated generally by the reference numeral 30. The circuit 30 comprises a primary DAC 31 which is similar to the primary DAC 3 and is a relatively accurate DAC having good integral linearity performance. However, in this embodiment of the invention only a single infinite sample and hold circuit SH1 is provided. The infinite sample and hold circuit SH1 is similar to the infinite sample and hold circuits SH1 to SHN of the circuit 20, and similar components are identified by the same reference numerals. The infinite sample and hold circuit SH1 samples the analogue output from the primary DAC 31 when the infinite sample and hold circuit SH1 is operating in the acquisition mode, and remains in the acquisition mode until the appropriate digital code has been derived for holding the analogue output of the secondary DAC 10 at the value of the sampled analogue signal from the primary DAC 31. At which stage the infinite sample and hold circuit SH1 is switched to the hold mode. When configured in the hold mode, a secondary digital input code can be inputted to the infinite sample and hold circuit SH1 for incrementing or decrementing the analogue signal on the output terminal OUT1 by an amount corresponding to the secondary digital input code. The primary and secondary input codes as already described with reference to the circuit 20 of Figs. 3 and 4, are inputted through the input port 2 and are gated to the primary DAC 31 and the infinite sample and hold circuit SH1, respectively through the interface control logic circuit 4. The secondary digital input codes are added to the derived digital code from the successive approximation register 12 in the adder

23 and latched onto the input to the secondary DAC 10 by the latch 24. This circuit 30 is particularly suitable for use in industrial closed-loop control circuits.

Operation of this circuit 30 is substantially similar to the circuit 20, in that the infinite sample and hold circuit SH1 is operated in the acquisition mode for sampling the analogue output from the primary DAC 3 and for driving the secondary DAC 10 to output an analogue signal approximating to the sampled analogue signal from the primary DAC 3. On the output of the secondary DAC 10 approximating to the sampled analogue signal, the infinite sample and hold circuit SH1 is configured into the hold mode for holding the analogue signal from the DAC 10 on the output terminal OUT1. Secondary digital input codes can then be applied to the secondary DAC 10 through the adder 23 for incrementing or decrementing the analogue signal on the output terminal OUT1.

While the analogue signals from the primary DAC of the circuits of Figs. 1 to 4 have been described as being sequentially applied to the infinite sample and hold circuits, a single analogue output from the primary DAC could be simultaneously sampled onto some or all of the infinite sample and hold circuits.

It will of course be appreciated that the primary and secondary DACs may be current DACs or voltage DACs as desired.

It will also be appreciated that the digital input signals, both primary and secondary digital input signals, may be inputted as serial data or parallel data signals as

desired.

Claims

1. A multi-channel digital to analogue circuit for converting digital codes to analogue signals, characterised in that the circuit comprises a primary digital to analogue converter (DAC) (3) for receiving digital input codes and outputting
5 corresponding analogue signals, a plurality of infinite sample and hold circuits (SH1 to SHN) for sampling the analogue signals outputted by the primary DAC (3) and for holding an analogue signal similar to that sampled from the primary DAC (3), the infinite sample and hold circuits (SH1 to SHN) defining respective analogue outputs (OUT1 to OUTN) of the multi-channel circuit, and a primary switching mechanism
10 (PS1 to PSN) for selectively sampling analogue signals outputted by the primary DAC (3) onto the infinite sample and hold circuits (SH1 to SHN).
2. A multi-channel circuit as claimed in Claim 1 characterised in that the primary switching mechanism (PS1 to PSN) sequentially samples the analogue signals
15 outputted by the primary DAC (3) onto respective selected ones of the infinite sample and hold circuits (SH1 to SHN).
3. A multi-channel circuit as claimed in Claim 1 or 2 characterised in that the primary switching mechanism (PS1 to PSN) simultaneously samples the analogue
20 signal outputted by the primary DAC (3) onto respective selected ones of the infinite sample and hold circuits (SH1 to SHN).
4. A multi-channel circuit as claimed in any preceding claim characterised in that the primary switching mechanism (PS1 to PSN) comprises a plurality of primary

switches, one primary switch (PS1 to PSN) being provided for each infinite sample and hold circuit (SH1 to SHN) for selectively sampling the analogue signal outputted by the primary DAC (3) onto the corresponding infinite sample and hold circuit (SH1 to SHN).

5

5. A multi-channel circuit as claimed in Claim 4 characterised in that a primary control circuit (5) is provided for selectively addressing the primary switches (PS1 to PSN) of the primary switching mechanism.

10

6. A multi-channel circuit as claimed in any preceding claim characterised in that each infinite sample and hold circuit (SH1 to SHN) comprises a secondary DAC (10) having an analogue output from which the analogue signal held on the analogue output of the infinite sample and hold circuit is derived, and an analogue to digital converting circuit (11,12) for deriving from each analogue signal sampled by the infinite sample and hold circuit (SH1 to SHN) a digital code which corresponds to an analogue signal from the secondary DAC (10) which is similar to the sampled analogue signal, and for applying the derived digital code to the secondary DAC (10).

15

20

7. A multi-channel circuit as claimed in Claim 6 characterised in that the digital code derived by the analogue to digital converting circuit (11,12) of each infinite sample and hold circuit (SH1 to SHN) is stored in the analogue to digital converting circuit (11,12) until the next analogue signal is sampled by the infinite sample and hold circuit (SH1 to SHN).

8. A multi-channel circuit as claimed in Claim 6 or 7 characterised in that each infinite sample and hold circuit (SH1 to SHN) is configurable to operate in an acquisition mode during which the digital code for the secondary DAC (10) is derived, and in a hold mode during which the analogue signal outputted by the secondary DAC (10) is held on the analogue output of the infinite sample and hold circuit (SH1 to SHN).

9. A multi-channel circuit as claimed in Claim 8 characterised in that the analogue to digital converting circuit (11,12) of each infinite sample and hold circuit (SH1 to SHN) comprises a successive approximation register (12) for deriving the digital code for the secondary DAC (10) when the infinite sample and hold circuit (SH1 to SHN) is configured in the acquisition mode, and for latching the derived digital code onto the digital input of the secondary DAC (10) when the infinite sample and hold circuit (SH1 to SHN) is configured in the hold mode.

10. A multi-channel circuit as claimed in Claim 9 characterised in that a secondary switching mechanism (SS2) is provided in each infinite sample and hold circuit (SH1 to SHN) for configuring the infinite sample and hold circuit (SH1 to SHN) to operate in the respective acquisition and hold modes, the secondary switching mechanism (SS2) being responsive to the successive approximation register (12) having derived the digital code for the secondary DAC (10) for switching the infinite sample and hold circuit (SH1 to SHN) from the acquisition mode to the hold mode, and being responsive to the primary switching mechanism (PS1 to PSN) sampling.

the next analogue signal from the primary DAC (3) to the infinite sample and hold circuit (SH1 to SHN) for switching the infinite sample and hold circuit (SH1 to SHN) from the hold mode to the acquisition mode.

- 5 11. A multi-channel circuit as claimed in Claim 9 or 10 characterised in that each infinite sample and hold circuit (SH1 to SHN) comprises an amplifier (11) which is configurable as a buffer (11) when the infinite sample and hold circuit is configured in the hold mode for applying the output from the secondary DAC (10) to the analogue output of the infinite sample and hold circuit (SH1 to SHN), and the amplifier (11) is
- 10 configurable as a comparator (11) when the infinite sample and hold circuit (SH1 to SH2) is configured in the acquisition mode for sequentially comparing the outputs of the secondary DAC (10) with the sampled analogue signal from the primary DAC (3) and for outputting corresponding signals to the successive approximation register (12) for driving the successive approximation register (12) to derive digital code for
- 15 the secondary DAC (10).

12. A multi-channel circuit as claimed in any of Claims 8 to 11 characterised in that a primary input is provided to the primary DAC (3) for inputting a primary digital input code to the primary DAC (3), and at least one of the infinite sample and hold
- 20 circuits (SH1 to SHN) is provided with a secondary input for inputting a secondary digital input code to the secondary DAC (10) of the infinite sample and hold circuit (SH1 to SHN) for facilitating altering of the analogue signal on the analogue output of the infinite sample and hold circuit (SH1 to SHN) when the infinite sample and hold circuit (SH1 to SHN) is configured in the hold mode.

13. A multi-channel circuit as claimed in Claim 12 characterised in that each infinite sample and hold circuit (SH1 to SHN) is provided with a secondary input to the corresponding secondary DAC (10).
- 5
14. A multi-channel circuit as claimed in any of Claims 6 to 13 characterised in that each secondary DAC (10) is of higher resolution than the primary DAC (3).
15. A multi-channel circuit as claimed in any of Claims 6 to 14 characterised in that the differential linearity of each secondary DAC (10) is better than the differential linearity of the primary DAC (3).
- 10
16. A multi-channel circuit as claimed in any of Claims 6 to 15 characterised in that the integral linearity of the primary DAC (3) is better than the integral linearity of each secondary DAC (10).
- 15
17. A digital to analogue converting circuit characterised in that the circuit comprises a primary DAC (3) having a primary input thereto for receiving a primary digital input code, an infinite sample and hold circuit (SH1 to SHN) for sampling the analogue signals outputted by the primary DAC (3) and for holding an analogue signal similar to that sampled from the primary DAC (3) on an analogue output of the infinite sample and hold circuit (SH1 to SHN), the infinite sample and hold circuit (SH1 to SHN) comprising a secondary DAC (10) having an analogue output from which the analogue signal held on the analogue output of the infinite sample and
- 20

hold circuit (SH1 to SHN) is derived, an analogue to digital converting circuit (11,12) for deriving from each analogue signal sampled by the infinite sample and hold circuit (SH1 to SHN) a digital code which corresponds to an analogue signal from the secondary DAC (10) which is similar to the sampled analogue signal, and for
5 applying the derived digital code to the secondary DAC (10), the infinite sample and hold circuit (SH1 to SHN) being configurable in an acquisition mode for deriving the digital code for the secondary DAC (10), and in a hold mode in which the analogue signal outputted by the secondary DAC (10) is held on the analogue output of the infinite sample and hold circuit (SH1 to SHN), and a secondary input being provided
10 to the secondary DAC (10) for inputting a secondary digital input code to the secondary DAC (10) for altering the analogue signal on the analogue output of the infinite sample and hold circuit (SH1 to SHN) when the infinite sample and hold circuit (SH1 to SHN) is operating in the hold mode.


15 18. A digital to analogue converting circuit as claimed in Claim 17 characterised in that the secondary DAC (10) is of higher resolution than the primary DAC (3) for increasing the overall resolution of the digital to analogue circuit.

19. A digital to analogue converting circuit as claimed in Claim 17 or 18
20 characterised in that the differential linearity of the secondary DAC (10) is better than the differential linearity of the primary DAC (3).

20. A digital to analogue converting circuit as claimed in any of Claims 17 to 19 characterised in that the integral linearity of the primary DAC (3) is better than the

integral linearity of the secondary DAC (10).

Fig. 1






Fig. 2




Fig. 3




Fig. 4

from primary control circuit 5




Fig. 5

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
21 November 2002 (21.11.2002)

PCT

(10) International Publication Number
WO 02/093751 A3

(51) International Patent Classification⁷: **H03M 1/00, 1/66**

(21) International Application Number: **PCT/IB02/01631**

(22) International Filing Date: **10 May 2002 (10.05.2002)**

(25) Filing Language: **English**

(26) Publication Language: **English**

(30) Priority Data:
09/858,932 **16 May 2001 (16.05.2001) US**

(71) Applicant (*for all designated States except US*): **ANA-
LOG DEVICES INC.** [US/US]; One Technology Way,
Norwood, MA 02062 (US).

(72) Inventors; and

(75) Inventors/Applicants (*for US only*): **GERAGHTY,
Donal** [IE/IE]; 43 Thornfield, Monaleen, Limerick (IE).
KIRBY, Patrick [IE/IE]; 35 Ashfield, Raheen, Limerick
(IE).

(74) Agent: **GORMAN, Francis, Fergus**; F.F. Gorman & Co.,
15 Clanwilliam Square, Dublin 2 (IE).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG,
SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ,
VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR,
GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent
(BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR,
NE, SN, TD, TG).

Published:

- *with international search report*
- *before the expiration of the time limit for amending the
claims and to be republished in the event of receipt of
amendments*

[Continued on next page]

(54) Title: **A DIGITAL TO ANALOGUE CONVERTING CIRCUIT**



(57) Abstract: A multi-channel DAC having a digital input port (2) for receiving digital input codes and a plurality of analogue output terminals (OUT1 to OUTN) on channels (CH1 to CHN) on which corresponding analogue signals are outputted, comprises a primary DAC (3) which receives the digital input codes from the input port (2). Analogue signals from the primary DAC (3) are selectively and sequentially sampled onto infinite sample and hold circuits (SH1 to SHN) of the channel (CH1 to CHN) through primary switches (PS1 to PSN) under the control of a primary control circuit (5). Each infinite sample and hold circuit (SH1 to SHN) comprises a secondary DAC (10) which outputs an analogue signal which closely approximates to the sampled analogue signal from the primary DAC (3) and which is held on the corresponding output terminal (OUT1 to OUTN). Secondary digital codes may be selectively applied to the secondary DACs 10 of the respective infinite sample and hold circuits SH1 to SHN for incrementing or decrementing the analogue signal held on the corresponding output (OUT1 to OUTN).

WO 02/093751 A3



(88) Date of publication of the international search report:
30 January 2003

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

INTERNATIONAL SEARCH REPORT

In tional Application No

PCT/IB 02/01631

A. CLASSIFICATION OF SUBJECT MATTER
 IPC 7 H03M1/00 H03M1/66

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H03M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	PATENT ABSTRACTS OF JAPAN vol. 1995, no. 09, 31 October 1995 (1995-10-31) & JP 07 147541 A (MITSUBISHI ELECTRIC CORP), 6 June 1995 (1995-06-06)	1-5
A	abstract	16,20
X	US 6 172 627 B1 (NEALY WINDSOR B ET AL) 9 January 2001 (2001-01-09)	1-5
A	column 1, line 66 -column 2, line 46; figure 1	16,20
X	US 6 198 313 B1 (KENNY CHRISTOPHER A ET AL) 6 March 2001 (2001-03-06)	1-13,17
A	the whole document	14-16, 18-20

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

A document defining the general state of the art which is not considered to be of particular relevance

E earlier document but published on or after the international filing date

L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

O document referring to an oral disclosure, use, exhibition or other means

P document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

G document member of the same patent family

Date of the actual completion of the international search

8 November 2002

Date of mailing of the international search report

18/11/2002

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
 NL - 2280 HV Rijswijk
 Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
 Fax: (+31-70) 340-3016

Authorized officer

Henderson, R

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No
PCT/IB 02/01631

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
JP 07147541	A	06-06-1995	NONE -	
US 6172627	B1	09-01-2001	EP 1078469 A1	28-02-2001
			JP 2002515672 T	28-05-2002
			WO 9959250 A1	18-11-1999
US 6198313	B1	06-03-2001	NONE	

Form PCT/ISA/210 (patent family annex) (July 1992)